





Schematic diagram of the RXN circuit. The circuit includes a transformer T200 (200002426) with primary terminals 1, 2, and 3, and secondary terminals 4, 5, 6, and 7. The primary circuit includes a 10X5P10 capacitor, a 0.0047UF 275VAC capacitor, and resistors R200 (200K), R208 (200K), R1206 (5%), and R1206 (5%). The secondary circuit includes resistors R2 (10K) and R1 (10K). The secondary terminals are connected to TX_N, TX_P, RX_N, and RX_P. The transformer is labeled T200 200002426. The primary circuit is labeled C213 0.0047UF 275VAC. The secondary circuit is labeled R2 10K, R1 10K, and ATS-720.


[illegible]

Title **POWER FOR HOME PLUG 14M**

Size	Document Number
	ATHP-001

Date: Wednesday, August 31, 2006

Sheet 3 of 3



4TH FL., NO. 103, SEC. 2, JIUZONG RU., 114, TAIPEI, TAIWAN

INT5200 SECTION FOR HOME PLUG 14M

Document Number
ATHP-001

Date: Wednesday, August 11, 2003

5	2	0	3
---	---	---	---

ETHERNET TRANSCEIVER

ML_TXD3[0]
(PAGE-4)

ML_TXD3[0]
(PAGE-4)

ML_TXD3[0]
(PAGE-4)

ML_TXD3[0]
(PAGE-4)

ML_TXD3[0]
(PAGE-4)

ML_TXD3[0]
(PAGE-4)

ML_TXD3[0]
(PAGE-4)

ML_TXD3[0]
(PAGE-4)

ML_TXD3[0]
(PAGE-4)

ML_TXD3[0]
(PAGE-4)

ML_TXD3[0]
(PAGE-4)

ML_TXD3[0]
(PAGE-4)

ML_TXD3[0]
(PAGE-4)

ML_TXD3[0]
(PAGE-4)

ML_TXD3[0]
(PAGE-4)

ML_TXD3[0]
(PAGE-4)

ML_TXD3[0]
(PAGE-4)

ML_TXD3[0]
(PAGE-4)

ML_TXD3[0]
(PAGE-4)

ML_TXD3[0]
(PAGE-4)

ML_TXD3[0]
(PAGE-4)

ML_TXD3[0]
(PAGE-4)

ML_TXD3[0]
(PAGE-4)

ML_TXD3[0]
(PAGE-4)

ML_TXD3[0]
(PAGE-4)

ML_TXD3[0]
(PAGE-4)

ML_TXD3[0]
(PAGE-4)

ML_TXD3[0]
(PAGE-4)

ML_TXD3[0]
(PAGE-4)

ML_TXD3[0]
(PAGE-4)

ML_TXD3[0]
(PAGE-4)

ML_TXD3[0]
(PAGE-4)

ML_TXD3[0]
(PAGE-4)

ML_TXD3[0]
(PAGE-4)

ML_TXD3[0]
(PAGE-4)

ML_TXD3[0]
(PAGE-4)

ML_TXD3[0]
(PAGE-4)

ML_TXD3[0]
(PAGE-4)

ML_TXD3[0]
(PAGE-4)

ML_TXD3[0]
(PAGE-4)

ML_TXD3[0]
(PAGE-4)

ML_TXD3[0]
(PAGE-4)

ML_TXD3[0]
(PAGE-4)

ML_TXD3[0]
(PAGE-4)

ML_TXD3[0]
(PAGE-4)

ML_TXD3[0]
(PAGE-4)

ML_TXD3[0]
(PAGE-4)

ML_TXD3[0]
(PAGE-4)

ML_TXD3[0]
(PAGE-4)

ML_TXD3[0]
(PAGE-4)

ML_TXD3[0]
(PAGE-4)

ML_TXD3[0]
(PAGE-4)

ML_TXD3[0]
(PAGE-4)

NOTE 15

NOTE 19

ETHERNET INTERFACE

NOTE 16

NOTE 17

*** Note:

If U6 is IP101A, place R39,R40,C17,C29

If U6 is RTL8201CL/CP, place R10,R44,C10,C13

If U6 is RTL8201BL, place C10,C13

Pin 41 is APS Mode Set high to enable (Auto Power Saving mode). This pin can be directly connected to GND or VCC. (An internal weak pulled-up is used to enable APS mode as a default.)

ATECH

4TH FL., NO. 103, SEC. 2, JIUZONG RD., 114, TAIPEI, TAIWAN

File

ETHERNET FOR HOME PLUG 14M

Document Number

ATHP-001

Rev

0

006 Wednesday, August 31, 2005 13:41 Page 1 of 3